Information on false paths in a circuit is useful for design and testing. The use of this information may contribute not only to reducing circuit area, the time required for logic synthesis, test generation and test application of the circuit, but also to alleviating over-testing. Since identification of the false paths at gate level is hard, several methods using high-level design information have been proposed. These methods are effective only if the correspondence between paths at register transfer level (RTL) and at gate level can be established. Until now, giving restriction on logic synthesis is the only way to establish the correspondence. However, it is not practical for industrial designs. In this paper, we propose a method for mapping RTL false paths to their corresponding gate level paths without such a specific logic synthesis; it guarantees that the corresponding gate level paths are false. Experimental results show that our path mapping method can establish the correspondences of RTL false paths and many gate level false paths. key words: false path, high level testing, path mapping, functional equivalence
Introduction
For circuit design and testing, false path information is very valuable since it can be used for reducing circuit area and the time required for logic synthesis, test generation and test application while also minimizing over-testing. From the perspective of design, since design constraints on false paths can be ignored, designers can replace gates on the false paths by smaller gates with larger delay. Furthermore, optimizing paths longer than the critical path can be skipped if they are identified as false paths since they don't have to meet design constraints. Therefore, circuit area and time required for logic synthesis can be made small by using false path information. From the testing point of view, since no test pattern can be generated for path delay faults on false paths, prior false path identification can greatly reduce ATPG time. Furthermore, since some path delay faults on false paths can become testable due to application of design for testability (DFT) and result in over-testing, this can be alleviated by false path identification.
Several false path identification methods at the gate level for combinational circuits [1] - [3] and for sequential circuits [4] , [5] have been proposed. However, since it is difficult to apply false path identification methods at the gate level for large circuits containing a tremendous number of paths, some methods using register transfer level (RTL) design information, instead of gate level, have been proposed [6] - [8] . While not specifically targeting false paths, Nourani et al. [6] proposed a method using timing analysis and RTL design information to determine the actual critical path and avoid false paths longer than the true critical path. Yoshikawa et al. [7] , [8] defined RTL false paths and proposed a method to identify them. However, these methods are useful only if the correspondence between paths at RTL and paths at gate level can be established. Until now, the correspondence has been established through module interface preserving-logic synthesis (MIP-LS) [7] . Currently, using MIP-LS is the only way to guarantee information on the correspondence. However, it is not practical to restrict synthesis only to MIP-LS.
In this paper, we focus on path mapping from a set of RTL false paths to gate level paths without considering MIP-LS. First, we propose a method of mapping a set of RTL paths to its corresponding gate level paths (this is called path mapping) with an arbitrary logic synthesis independent of false paths. The proposed method maps RTL signal lines composing the RTL paths to gate level nets by using the functional equivalence relation of signal lines (this is called signal line mapping). The effort required for signal line mapping is alleviated by using the uniqueness of a set of the RTL paths and the rough candidate selection method. Because the number of signal lines that uniquely identify a set of RTL paths is much lower than that of whole signal lines in the set of RTL paths, and our path mapping algorithm only needs to map the reduced signal lines, the number of RTL signal lines to be mapped is significantly reduced. Signal line mapping is achieved by checking the equivalence between signal lines and all the gate level nets; however, it is obviously not practical. Therefore, we use the method that finds candidates of the functionally equivalent nets from a gate level circuit by using a diagnosis technique [9] .
Since the gate level paths mapped by our method are represented as sets of gate level nets, each gate level path does not need to be fully specified as a path, so we are able to handle bounded paths. This representation is compatible with EDA tools, like Synopsys Design Constraint (SDC). Experimental results show that many RTL paths can be mapped to gate level paths using the proposed method within a reasonable time.
Then, we consider false path mapping. The defini-tion of RTL false path in [7] assumes MIP-LS and the assumption guarantees that the corresponding gate level paths are false. In this paper, we show that any corresponding gate level path mapped from the set of RTL false paths by using the proposed method with an arbitrary logic synthesis is false. Experimental results show that our path mapping method can establish the correspondences of RTL false paths and many gate level false paths. The rest of this paper is organized as follows. Preliminaries are presented in Sect. 2. Section 3 presents the proposed RTL path mapping method. Section 4 shows that the gate level paths mapped from a set of RTL false paths with the proposed method are false. Experimental results are given in Sect. 5. Section 6 concludes the paper.
Preliminaries

Circuit Model
In this paper, we only consider structural RTL designs. A structural RTL design consists of a controller represented by a combinational module and a state register, and a datapath represented by RTL modules and signal lines connecting them, where an RTL module is an operational module, a register or a MUX and a signal line has an arbitrary bit width. 
Gate Level and RTL Path Representation
Relation between Signal Lines
Here, we first define signal line cutting, which is an operation needed for defining functionally equivalent signal lines.
Definition 8 (Signal line cutting):
For a combinational circuit C with n inputs, m outputs and an internal signal line s, the following operation is referred to as cutting C on s. In the following discussion, we represent the combinational circuit resulting from the above operations as C * (s). For two functionally equivalent combinational circuits, we define a functional equivalence of signal lines as follows. 
Relation between Paths
We define the functional equivalence between the sub bitsliced RTL path and sub gate level path as follows.
Definition 10 (Functionally equivalent path):
Sub bit- sliced RTL paths and sub gate level paths are simply referred to as sub paths. Sub paths q 1 = e 1 1 , . . . , e 1 n and q 2 = e 2 1 , . . . , e 2 m are functionally equivalent if q 1 and q 2 satisfy the following conditions.
For mapping a given RTL path to gate level paths, it is sufficient to map only the RTL signal lines that uniquely identify the RTL path to gate level nets. Therefore, we provide the following definition to alleviate the signal line mapping effort. [1] . An example of a sub bit-sliced RTL path of a bit-sliced RTL path {a [1] 
Proposed Method of Path Mapping
In this section, we formulate the path mapping problem and present a solution to the problem independent of false paths. Consideration of false paths is described in Sect. 4.
Path Mapping Problem
We formulate the path mapping problem as a problem to find a set of gate level paths corresponding to a set of RTL paths. For solving the path mapping problem, it is sufficient to consider only the RTL combinational circuit C R , which is the combinational part of a given structural RTL design S R , and the gate level combinational circuit C G , which is the combinational part of a gate level design synthesized from S R . We assume that for each input or output (I/O) signal line of C R , there exists exactly one I/O signal line, which is functionally equivalent to the I/O signal line of C R , of C G . The correspondence between I/O signal lines of C R and that of C G is called I/O mapping information. We cannot apply the path mapping algorithm if the I/O mapping information is not available. However, the I/O mapping information of C R and C G can be obtained by preserving all the bits of the registers in S R during logic synthesis. Since the preservation is common for logic synthesis of structural RTL designs, the assumption is reasonable. 
Path Mapping Algorithm
We propose an algorithm solving the path mapping problem as follows. The algorithm establishes correspondences between a set of RTL paths, P R , and a set of gate level paths, P G . 
Note that we obtain the set of the minimum sub RTL paths uniquely identifying P R exhaustively as follows. The minimum size of sub RTL paths uniquely identifying P R is sought such that s is increased one by one by when some sub RTL path of size s uniquely identifies P R and then all the sub RTL paths, which uniquely identify P R , of size s are enumerated, where s is an integer and is initially 0. Since the number of modules in a circuit at RTL is very small, it is conceivable that the time required for obtaining the set of the minimum sub RTL paths is very short. This will be evaluated in the experimental results. The signal line mapping in step 2 is described in the next subsection. We assume that at most one gate level net is functionally equivalent to a bitsliced RTL signal line for simplifying the algorithm description. In our experiments reported in Sect. 5, we did not face a case where more than one gate level net is mapped. However, we can handle multiple nets by taking into account all the paths that go through the nets. In steps 3 and 4, not all gate level paths need to be listed; it is not practical. Instead, paths are represented just by specifying nets, e Here, we show an example of path mapping for the RTL circuit and the gate level circuit shown in Fig. 2 . We perform path mapping algorithm for a set of paths [1] , respectively, and that for d [1] is not found. Since the algorithm could not map all the RTL signal lines on q R 1 , we repeat step 2 for the other sub RTL path, q R 2 , i.e., we perform signal line mapping for f [0] and f [1] . Suppose that gate level net F [1] which is functionally equivalent net for f [1] is found and the functionally equivalent gate level net for f [0] is not found. We operate step 3 and 4 because all the minimum sub RTL paths uniquely identifying P R have been tried so far. The mapped gate level paths are obtained by specifying the nets passed through as follows:
Signal Line Mapping
In this section, we formulate the problem finding functionally equivalent nets. Then, we will show an algorithm for solving the problem. Signal line mapping algorithm is used in the proposed path mapping algorithm.
Signal Line Mapping Problem
We formulate the signal line mapping problem to find a set of nets, which is functionally equivalent to a bit-sliced RTL signal line in an RTL circuit, in a gate level circuit. [9] proposed a method of finding candidates for functionally equivalent nets of a given bit-sliced RTL signal line using fault diagnosis techniques. In this paper, their method is utilized to solve the signal line mapping problem. More specifically, their method injects a stuck-at fault on the bit-sliced RTL signal line and finds the stuckat faults, which have identical behavior of the fault under the test patterns, in the gate level circuit. The faults in the gate level circuit and the fault in the RTL circuit are said to be equivalent. A necessary condition of functional equivalence is that the responses of the RTL circuit and the gate level circuit are identical when value v's are fixed to e R [k] and e G , respectively (see Fig. 3 (b) ). It is the same situation when s-a-v faults are assumed to be presented on e R [k] and on e G , respectively (see Fig. 3 (a) ). To make our signal line mapping algorithm complete, we perform functional equivalence checking for e R [k] and each of the mentioned candidate nets e G . The overall algorithm to solve the signal line mapping problem is shown in the following.
Definition 14 (Signal line mapping problem):
Input • C R : an RTL combinational circuit • C G :
Generate a complete test set T for all the testable stuck-
at faults in C G . 2. For each v ∈ {0, 1}, the following two steps are performed.
a. Obtain a set of faulty output responses R f v by applying T to the RTL circuit C R with an injected s-a-v fault on the given bit-sliced RTL signal line e R [k]. b. Find all the single s-a-v faults of C G such that all the faulty circuits induced by the faults have the same output responses R f v when T is applied to these circuits. A set of the nets having equivalent faults is referred to as E Gv . Steps 1 to 3 are the same as the procedure for finding a functionally equivalent signal line by using the fault diagnosis technique in [9] . In [9] , the complete test set T for the detectable faults in a gate level circuit is used as the input patterns for fault diagnosis. The procedure first finds s-a-0 (resp. 1) faults in C G that are equivalent to the s-a-0 (resp. 1) fault injected on e R [k] under the test set T . Then the procedure selects gate level nets that have both s-a-0 and s-a-1 faults as the candidates of equivalent nets. These nets obtained by the steps satisfy the necessary condition of the functional equivalence. Finally, steps 4 and 5 are performed to guarantee sufficiency.
Obtain
The completeness of the overall algorithm is shown in Theorem 1. In Step 1 of the signal line mapping algorithm, we employ a complete test set. The incompleteness of the test set does not affect the correctness of the signal line mapping. However, it is desirable because the number of trials of equivalence checking (steps 4 and 5) is reduced if the number of candidates is efficiently decreased by the fault diagnosis method (steps 2 and 3). Here, we assume that the fault diagnosis technique used in the algorithm can report all the suspected faults, i.e., it never misses any equivalent fault under the given input patterns. If we employ an incomplete diagnosis tool which misses suspected faults, the algorithm cannot find existing functionally equivalent nets in gate level circuit during the signal line mapping process. From the perspective of path mapping, this may lead loss of the identifiable functionally equivalent gate level paths. If the diagnosis tool reports inequivalent faults, it does not affect the correctness of the signal line mapping because equivalence checking is performed for all the functionally equivalent candidates. Let 
RTL False Path Mapping
From the testing point of view, it is important to identify non-robust untestable paths since commercial ATPG tools cannot generate test patterns detecting path delay faults with functionally sensitizable condition. In this section, we show mapping non-robust untestable paths at RTL to non-robust untestable paths at gate level as an application of the proposed path mapping to false path identification, i.e., in this paper, we consider non-robust untestable paths to be false. In [12] , Yoshikawa et al. defined non-robust untestable paths for RTL circuits as follows.
Definition 15 (RTL non-robust untestable path): An RTL path p in an RTL circuit S R is RTL non-robust untestable (RTL-NRU) if all the gate-level paths in δ(p) are non-robust untestable (NRU) for any gate-level circuit S G synthesized from S R , where δ(p) is a set of gate level paths corresponding to p.
In order to guarantee the correspondence between RTL-NRU and δ(p), restricted logic synthesis called module interface preserving logic synthesis (MIP-LS) is employed.
Under the assumption of logic synthesis, they also provide a sufficient condition of RTL-NRU based on control signals of MUXes and registers. Here, we review the condition. For a given path p = {e 1 , . . . , e n } in an RTL circuit, intuitively, the condition is as follows. The path p is RTL-NRU if at least one of the following is satisfied for any input sequence and any t: (1) there is no controllability to make a transition on the starting register, which drives e 1 in cycles between t and t + 1 (if any); (2) the value at e i+1 is independent of the value at e i for some i (i = 1, . . . , n) in t + 1 (if any); (3) the value appeared at e n is not captured on the ending register in t + 2 (if any); and (4) the value appeared at e n in t + 2 and stored in the register following e n does not affect any primary output (if any). These are checked only by examining control signal values of MUXes and registers supplied from the controller. Notice that in their RTL circuit model, for an RTL circuit, state transitions of the controller are known and are completely specified for all the pairs of states and input vectors. Detailed description is available in [12] .
The condition means that no transition can be propagated through an RTL-NRU path, which is identified based on the condition, in non-robust sensitization criteria or the response captured at the ending register cannot be observed. If we can remove the assumption of logic synthesis, we can utilize the identification method reported in [7] for more general circuits synthesized without the restriction. Therefore, we obtain the following theorem. By this theorem, we can treat gate level NRU paths in a gate level circuit synthesized with an arbitrary logic synthesis (without restricting logic synthesis to MIP-LS) through the proposed path mapping method.
Experimental Results
In this section, we show experimental results for evaluating our RTL path mapping method by mapping RTL paths and RTL false paths identified with the method proposed in [7] . We used three RTL benchmark circuits, LWF, Tseng and Paulin and an industrial circuit, MPEG. In these experiments, we used only the datapath part of each circuit and tried to map all the paths in the datapath. Table 1 shows the circuit characteristics of the circuits. Columns "#bit", "#PI", "#PO" and "#reg" show the bit width, the number of primary inputs, that of primary outputs and that of registers, respectively. Sub columns "MIP-LS" and "Arbitrary" under "Area (#gates)" show the circuit area synthesized by MIP-LS [7] and that without restriction, respectively. From the area comparison, we confirmed that our method eliminates the impact on logic synthesis results. In these experiments, we used Synopsys DesignCompiler to perform logic synthesis, Synopsys TetraMax to generate test patterns for gate level circuits synthesized with "Arbitrary", Cadence Encounter Test and Diagnostics as a fault diagnostic engine, Synopsys Formality to perform equivalence checking and Synopsys PrimeTime to enumerate the gate level paths on Sun Microsystems Sun Fire X4100 (Opteron 256 (3 GHz), 16 GB memories). | is the total number of bit-sliced RTL paths in the datapath and |P RT b | is the number of bit-sliced RTL paths mapped. Table 2 shows the path mapping ratios, bit-sliced path mapping ratios and time required for the mapping. Table 3 shows the signal line and path mapping results in detail. Rows "#Ptotal", "#Punique", "#Stried", "#Smapped" and "#Pmapped" show the total number of RTL paths, the number of paths uniquely identified with the I/O mapping information, the number of RTL signal lines targeted by signal line mapping, the number of RTL signal lines mapped, i.e., the gate level nets that are functionally equivalent to the bit-sliced RTL signal lines found, and the number of the RTL paths mapped. Columns "RTL" and "bsRTL" under each circuit name mean bundled RTL and bit-sliced RTL, respectively. The number of bit-sliced RTL paths in an RTL path was calculated based on the number of Cartesian product of bit widths of signal lines composing the RTL path. Thanks to Definition 11 (unique identification of path), most of the RTL paths were able to be mapped only by using I/O mapping information or CPU time was able to be saved. To identify 5 and 2 paths in LWF and Tseng, respectively, we needed to perform signal line map- ping 80 and 40 times, respectively. Since the average times of the signal line mapping for these circuits are 0.35 and 0.54 seconds, respectively, the total times required for the path mapping of these circuits are almost the same. The proposed method achieved 90.9% RTL path mapping ratio and 92.8% bit-sliced RTL path mapping ratio, in average. Here, we discuss the paths that are not mapped. (Bit-sliced) RTL paths that were not able to be mapped to the gate level paths existed because the algorithm was not able to find any signal line needed for path mapping, i.e., there existed no functionally equivalent net in the gate level circuits. Table 4 shows the result of false path mapping and the time required for this mapping. Rows "#Ptotal", "#Pfalse", "Ratio", "Total", "Unique", "Ravi", "FEchk", "Pwhole" and "Pfalse" show the total number of paths, the number of false paths, the ratio of #Pfalse to #Ptotal, the total time required for false path mapping, the time required for finding candidates of functionally equivalent signal lines, the time required for equivalence checking, the time required for enumerating the whole paths in the gate level circuit and the time required for enumerating the false paths mapped, respectively. Columns "RTL" and "Gate level" under each circuit name mean the number of paths in RTL and the ones in gate level, respectively. Many gate level false paths were available with our proposed path mapping method in practical time without considering MIP-LS.
On the other hand, a sequential ATPG algorithm can identify false paths at gate level. However, sequential ATPG tools cannot identify them in a practical amount of time. For example, as reported in [8] , TetraMax took about 50 hours to identify 10,000 false paths of Paulin. Since the RTL false path identification method proposed in [7] and our path mapping method took less than 1 second for several circuits, our high level identification approach is very effective. Table 5 shows false path mapping results in detail. Rows "#Pfalse", "#Punique", "#Stried" and "#Smapped" show the number of RTL false paths, the number of paths uniquely identified with the I/O mapping information, the number of bit-sliced RTL signal lines targeted by signal line mapping, and the number of bit-sliced RTL signal lines mapped, respectively. Therefore, we can say that the proposed method finds almost all gate level false paths corresponding to the given RTL false paths.
Conclusions
Establishing the correspondence between an RTL circuit and its synthesized gate level circuit is important for high level testing approaches. In this work, we focused on correspondence between paths in the RTL circuit and paths in the gate level circuit. Existence of the correspondence enables the technologies that handle a path at RTL as a bundle of a tremendous number of paths in the gate level circuit. There are methods to identify false paths using RTL design information [7] , [8] , which is feasible only if RTL paths can be mapped into gate level paths. The method can quickly identify false paths using RTL information under the assumption that correspondence between RTL paths and gate level paths is available. Until now, it has been guaranteed only by a restricted logic synthesis. In this paper, we proposed a method to establish correspondence between a set of RTL paths and gate level paths without restricting logic synthesis. To the best of our knowledge, this is the first work that tackles RTL to gate level path mapping. Furthermore, we showed that RTL false paths identified by [7] can be mapped to gate level false paths with our proposed method. In our experiments, the proposed path mapping method was utilized as a false path mapping procedure, and many false paths were able to be found in a circuit synthesized with an arbitrary logic synthesis by using our proposed path mapping method.
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